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Synopsis 
Recent advances in VLSI technology (viz. efficient designs and newer architectures) have 
led to the manufacture of superior quality high-resolution high-speed Analog-to-Digital 
Converters (ADCs). One specific application of such ADCs (used in waveform digitizers) 
is in measurement of impulse waveforms during calibration of impulse measuring systems 
and in intercomparison of impulse reference measuring systems. Accuracies to be 
achieved during such measurements are very high and progressively being improved. 
Signals to be acquired in these activities are non-repetitive, contain fiequencies well into 
the MHz range, and often affected by noise and interference. Thus, making accurate 
measurements becomes a challenging task. Therefore, it is imperative that only the highest 
caliber ADCs would be the natural choice for use in such high-end impulse measuring 
systems. 
In a modern digital impulse measuring system, ADC is the most crucial and sensitive part. 
In spite of great advances (in process control, manufacturing and fabrication), ADC errors 
(gain, offset) and non-linearities (static and dynamic) are inevitable. Their presence causes 
an impairment of the intended performance. When employed in precision impulse 
measurements, static and dynamic non-linearities assume greater significance, and so are 
regarded as critical yardsticks to assess ADC performance. The IEEE and IEC standards 
specify test procedures for estimating these, and other related, quantities. 
A perusal of literature reveals that there are a few outstanding issues requiring attention, 
especially pertaining to high-speed high-resolution ADC. One issue amongst them 
involves ways for reducing time required for the static non-linearity test, and another, 
which encourages exploration of newer ways of testing ADC to enable deeper insight 
about its behaviour under dynamic signal conditions. With these requirements in mind, the 
objectives of this thesis were formulated as- 
Propose a novel and time-eflcient test procedure for estimating static non- 
linearities of high-speed high-resolution ADC 
Explore dynamic testing ofADC with non-stationary signals and analyze digitized 
data using short-time Fourier transform 
ii 
It is well known that static non-linearity test on high-resolution ADCs take several hours, 
especially when they have 10 or more bits. Attempts to reduce this test time are underway. 
In this thesis, a novel method, which is simple, easy to implement, requires lesser time and 
is in consonance with existing standards is proposed. In principle, instead of the existing 
method of applying one DC waveform at a time to the ADC, the proposed method 
involves application of several DC waveforms (say, 32 or 64) at once, configured as a 
staircase (using an arbitrary waveform generator). Timesavings achieved by the proposed 
method are very significant. Test details and results for an 8-bit and 10-bit ADC are 
presented. 
In the second part, dynamic testing of ADC using special signals is examined. Existing 
dynamic test results pertain only to the tested frequency, while coverage of its entire 
bandwidth requires performing many such tests, and so is a time intensive task. This can 
be overcome, by using a non-stationary signal, e.g. a chirp signal. The test involves a 
single measurement, can cover any preset bandwidth, and requires little time. Similarly, 
applying a high fiequency sinusoid superimposed on a low frequency ramp, and 
computing spectrogram of digitized data allows localization of ADC problems like, 'bit- 
change errors', 'harmonics' etc. These not-so-standard signals can easily be generated 
using modern arbitrary waveform generators. The proposed method is initially discussed 
using simulation studies and subsequently implemented on oscilloscopes/digitizers 
employing 8 and 10-bit ADCs. The results are very encouraging and further details are 
given in the thesis. 
